Normally-on MOSFETs were fabricated on 3C-SiC epilayers (Si face) using high temperature (1300 °C) wet oxidation. XPS analysis found little carbon at the MOS interface yet the channel mobility (60 cm 2 /V.s) is considerably low. Si suboxides (SiO x , x<2) exist at the wet oxidised 3C-SiC/SiO 2 interface, which may act as interface traps and degrade the conduction performance.
Introduction
3C-SiC(001) is the only cubic SiC polytype that can be hetero-epitaxially grown on large area Si substrate. Attributed to the smaller band gap (2.3eV), most of the interface traps deteriorating 4H-SiC/SiO 2 interface are located in the conduction band of 3C-SiC, making it attractive for low channel resistance MOSFET fabrication. Nitridation (NO, N 2 O [1, 2] ) and hydrogenation (wet O 2 , forming gas [1, 3, 4] ) processes were previously studied for the 3C-SiC/SiO 2 interface. Previously 3C-SiC on Si lateral MOSFETs were fabricated in our lab using high temperature (1300°C) nitridaiton processes [5] , and both direct oxidation and post oxidation annealing in N 2 O atmosphere resulted in an improved peak channel field-effect mobility (μ FE ) value when compared to O 2 dry oxidised devices. However, a considerable negative threshold voltage was also observed, most likely caused by nitrogen counter doping in the channel region [6] . In this study, we aim to shift the device threshold voltage to positive values by introducing the high temperature (1300°C) wet oxidation process, which not only was known to cause positive threshold voltage shift in the 4H-SiC case [7] but also reduce the interface traps in past low temperature (<1000°C) experiments [1, 3] .
Experimental details
Materials used in this study are 4μm thick n-type epilayer grown on Si(001) substrate via CVD. Lateral MOSFETs with channel dimensions of 150μm long and 290μm wide were fabricated to study the effects of various oxidation conditions. Double implantations (Al ~1x10 18 cm -3 for P-body and N ~5x10 20 cm -3 for source & drain) were employed to form the junctions. A high temperature (600°C) and doping level was used for P-body implantation to compensate for the low Al activation rate, since the maximum annealing temperature is the Si melting point 1412°C [8] . Post implantation annealing was conducted at 1375°C for 1 hour in Ar atmosphere without any surface protection caps. After that, all samples went through a solvent clean (acetone, propanol, acetone and methanol), followed by further piranha (H 2 SO 4 :H 2 O 2 =3:1) and RCA procedures. Four gate oxidation conditions were studied: O 2 dry oxidation, N 2 O direct oxidation, O 2 +H 2 O wet oxidation, and N 2 O direct oxidation followed by a wet post oxidation anneal (POA), all performed at 1300°C. Wet oxygen was prepared by feeding dry oxygen through a bubbler containing DI water heated at 95°C. More detailed parameters are summaried in Table 1 . Ti/Ni (30nm/100nm) bilayer was evaporated at low pressure (2x10 -7 Torr) as source/drain contacts, which were annelaed in RTA furnace at 1000°C for 1min to obtain ohmic behaviours. Finally, 500nm Al was evaporated as gate contact. 
Results and Discussions
Typical turn-on behaviours of fabricated MOSFETs are as shown in Fig .1 . Due to the different oxide thickness, drain current is plotted against gate field for direct comparison in between. Considerable leakage currents were observed for all devices in previous experiments [5] and reproduced here, as a result of the high density of stacking faults [9] . It can be seen in Fig. 1 that the dry oxidized device (square) readily behaves as normally-on device with a gate threshold close to zero (≈-0.25MV/cm). This agrees with the "Carbon Cluster Model" [10] which describes that only donor-like states are present at the 3C-SiC/SiO 2 interface, and since they are positively charged when empty, these donor-like states may be responsible for the inherent negative threshold. Nitrided sample (circle) has even more negative threshold (≈-3.75MV/cm) due to the channel counter doping effect [6] , while the wet oxidized sample (upper triangle) has the most positive gate threshold (≈1MV/cm). A combination of N 2 O nidridation and wet POA led to an intermediate threshold around -2MV/cm. It is obvious that the high temperature (1300°C) wet oxygen processing successfully shifted the device gate threshold to more positive, either by reducing the positive fixed charges in the oxide or compensating them by bringing in extra negative charges. Nevertheless, fixed charges should not have big influences on the channel conduction in device on-state. However, by plotting the device field-effect mobility against the gate field in Fig. 2 , it can be clearly seen that both wet oxidized and wet POA processed samples have a peak μ FE value around 60cm 2 /V.s, which is lower than the dry oxidized sample by 10cm 2 /V.s and the N 2 O nitrided sample by 30cm 2 /V.s. 
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X-ray photoelectron spectroscopy (XPS) was applied for a more in-depth study of chemical bonds at the 3C-SiC/SiO 2 interfaces. Conditions of dry oxidation, N 2 O oxidation and wet oxidation were investigated. The Al gate of devices on these samples was completely removed by a wet etching process using phosphoric acid, after which oxide was removed by Ar sputtering in the XPS chamber and measurements were performed in channel regions exposed. The noticeable shift of N-Si and C-C peaks in Fig. 3 and Fig. 4 can be explained by the charging of the remaining SiO 2 on the sample surface. N 1s spectrum (Fig. 3 ) suggests that there are N bonds existing at the 3C-SiC/SiO 2 interface of all samples, 0.58% (dry), 1.01% (N 2 O), and 1.78% (wet). N in the non-intentionally nitrided samples most likely comes from the residual air (N 2 ) left in the furnace before the oxidation process started. The reason why the wet oxidised sample has the highest N bonds concentration may be due to the fact that it has the highest oxide growth rate, thus much more free Si bonds being exposed at a time, and in this situation oxygen alone may not be sufficient to passivate all the free Si bonds, resulting in nitrogen and hydrogen being incorporated. Fig. 3 unveils an extra high energy (~402.5eV) N bond at the wet oxidised interface, noted as the magenta peak. Excluding the possibility of nitrogen bonded to organics, this peak most likely refers to an N-H bond, which may be another reason behind the extra nitrogen found at the wet oxidised interface. By calculating the area under the C-C peak in the C 1s spectrum (Fig. 4) and divided by the whole XPS survey area (not shown here), C-C bond concentration at the MOS interface was estimated to be 15.81%, 5.44%, and 2.51% for the dry oxidised, nitrided and wet oxidised samples, respectively. A reduction of C-C bonds mean fewer interface traps and higher channel mobility, as is the case for the dry and N 2 O oxidised samples. Conversely, the wet oxidised sample does not follow the rule and instead the MOS interface presents the fewest C-C bonds and lowest mobility value. From the ideal ratio: Si/C=1 (SiC) and Si/O=0.5 (SiO 2 ), theoretical Si 2p bonds required for the experimental XPS C 1s and O 1s data are calculated and shown in Table 2 . Comparing the experimental Si 2p data and the calculated data, it can be seen that, for dry oxidised sample, the actual Si 2p bonds are fewer than required, which indicates that there are extra C-C bonds as mentioned before. The nitrided sample has an almost stoichiometric interface (42.06%≈41.64%), despite of the incorporation of 1% N 1s at the interface, which can be neglected. The wet oxidised interface, however, has more Si 2p than required and is Si rich, which agrees with 
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previous assumption that high oxidation rate leads to the formation of Si suboxide or extra Si dangling bonds. Si suboxides are known to contribute to interface traps within the band gap close to the conduction band of 4H-SiC [11, 12] and it seems to have a great impact on 3C-SiC as well, even with the smaller band gap. 
Summary
In this work we investigated the electrical and chemical properties of 3C-SiC/SiO 2 obtained by dry oxidation, N 2 O oxidation and wet oxidation, all at a high temperature of 1300 °C. The wet oxidation or wet post oxidation annealing successfully shifted the inherent negative threshold of 3C-SiC MOS devices to more positive values, however, accompanied with a degradation of the channel conduction performance: 14.3% lower than the dry oxidised sample and 33.3% comparing to the nitrided sample. It was revealed by XPS analysis of the MOS interface that, the high temperature wet oxidation led to the formation of Si suboxide, which most likely increased the interface trap density, even though the more conventional traps caused by C-C bonds are greatly reduced.
